

1/29




FIG. 1

2/29




FIG. 2

3/29






FIG. 3

high speed



F1G. 4

high speed



F1G. 5






FIG. 6






F1G. 7



9/29






FIG. 11

11/29




FIG. 12

12/29




FIG. 13

13/29




FIG. 14

14/29







FIG. 15



16/29





Note: All logic clocked on bufrefclk unless otherwise indicated

FIG. 19




FIG. 20

19/29




FIG. 21 (Prior Art)

20/29




FIG. 22




FIG. 23

21/29




FIG. 24




FIG. 25

22/29




FIG. 26 (Prior Art)




FIG. 27

23/29




FIG. 28

24/29




FIG. 29




FIG. 30




FIG. 31

25/29




FIG. 32

26/29




FIG. 33




FIG. 34

27/29

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PriID6	PriID5	PrilD4	PriID3	PriID2	PriID1	PrilD0	R/*W 0 = write 1 = read

FIG. 35




FIG. 36

28/29




FIG. 37

29/29




FIG. 38




FIG. 39